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ABSTRACT 
A high speed 2:1 multiplexer circuit in source coupled FET logic 
has been developed and fabricated using a recessed gate process 
for enhancement and depletion transistors with M.P~ gate length. 
First results show a data rate of over 20 Gbit/s at 5 V supply 
voltage and 250 mW power consumption. The output voltage swing 
is adjustable between 0 . 3 V and 0.8 V for a 50 Ohm load. The out-
put level can be varied between +1 Van -1 V. Comparison between 
simulation and measurement shows very good agreement. 
1 . INTRODUCTION 
High speed multiplexers are key components in many electronic 
systems e.g . in fast optoelectronic communications systems, in-
strumentation or test equipment. Recently a lot of work has been 
done to improve those circuits using different technologies 
[1-4]. In this paper we report on a 2:1 multiplexer for high 
speed non return to zero (NRZ) data generation for test equipment 
purposes. The circuit fabrication is based on an ad- vanced E/D 
recessed gate process [5] with 0.3 ~ gate lengths transistors . 
2. CIRCUIT DESIGN AND SrMULATION 
Fig . 1 shows a schematic of the 2:1 multiplexer . It consists of 
a logic part with a high speed switch, two data inputs, amplitude 
and level adjustment, and a 50 Ohm output driver stage. The de-
sign usi ng in ~ourceJ£oupledJfbTJ!ogic (SCFL) with 0.3 ~ en-
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hancement transistors for the active elements and 2 ~ depletion 
transistors as level shifting diodes give the circuit highest 
performance. The active and passive elements have been optimized 
using an 'in house' adapted SPICE model . Fig. 2 shows a full 
logic test pattern simulation. The chip size is 1 x 1 mm2 and 
contains two identical circuits. 
3 • MEASUREMENTS 
On-wafer full logic high speed tests have been performed on the 
multiplexer. The measurement setup can be seen in fig. 3. The 
typical power supply voltages are Vdd = 2.0 v and V99 ~ - 3.0 v . 
The power consumption is about 250 mW. The input voltages are 
0.7 V for data and switch against ground. The output level (zero 
state) is adjustable from -1.0 v to +1.0 v. The output voltage 
swing can be varied from 0.3 V to 0.8 V at a 50 Ohm load. Fig. 4 
shows results of a complete functional test at 16.4 Gbit/s . At 
present this is the upper limit of our measurement equipment. 
Simpler switching tests function also at 20 Gbit/s (fig. 5). This 
circuit setup enables us to extend the maximum testing speed of 
our measurement equipment by a factor of two. 
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2:1 WULTIPLEXER 
Fig. 1 Circuit diagram of the 2:1 multiplexer. 
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Fig. 2 SPICE full logic simulation. 
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Fig. 3 Testing scheme for 
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Fig. 4 Complete functional test at 16.4 Gbit/s 
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Fig. 5 Switching test at 20 Gbit/s. Input A i s held 
at logic high and input B at low. 
